Reconfigurable Model For Risc Processors