Developing Logic Synthesis Flow for NVDLA IP